

32Kx8 Bit Static RAM (Industrial Temperature Range Operation)

FEATURES

- Industrial Temperature Range: -40 to 85°C
- Fast Access Time: 70,100 ns (Max.)
- Low Power Dissipation
  - Standby (CMOS) : 275µW (Max.)
  - Operating : 110mW (Max.)
- Single 5V ± 10% Power Supply
- TTL compatible inputs and outputs
- Fully Static Operation
  - No clock or refresh required
- Three state Output
- Low Data Retention Voltage: 2V (min.)
- Jedec Standard Pin Configuration
  - KM62256BLPI: 28-Pin DIP (600 mil)
  - KM62256BLGI: 28-Pin SOP (330 mil)

GENERAL DESCRIPTION

The KM62256BLPI/BLGI is a 262,144-bit high-speed Static Random Access Memory organized as 32,768 words by 8 bits.


The device is fabricated using Samsung's advanced CMOS technology. The KM62256BLPI/BLGI has an output enable input for precise control of the data outputs.

It also has a chip enable input for the minimum current power down mode.


The KM62256BLPI/BLGI has been designed for high speed and low power applications. It is particularly well suited for battery back-up memory application.

And -40 to 85°C operating temperature range makes it ideal for industrial use.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
A <sub>0</sub> -A <sub>14</sub>	Address Inputs
WE	Write Enable
CS	Chip Selects
OE	Output Enable
I/O <sub>1</sub> -I/O <sub>8</sub>	Data Inputs/Outputs
V <sub>CC</sub>	Power (+5V)
V <sub>SS</sub>	Ground

**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-0.5 to 7.0	V
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>CC</sub>	-0.5 to 7.0	V
Power Dissipation	P <sub>D</sub>	1.0	W
Storage Temperature	T <sub>stg</sub>	-65 to 150	°C
Operating Temperature	T <sub>A</sub>	-40 to 85	°C
Soldering Temperature and Time	T <sub>solder</sub>	260°C, 10 sec (Lead only)	—

\* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED OPERATING CONDITIONS** (T<sub>a</sub> = -40 to 85°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.2	—	V <sub>CC</sub> +0.5	V
Input High Voltage	V <sub>IH</sub>	-0.5	—	0.8	V

\* V<sub>IL</sub> (min.) = -3.0V for ≤50ns pulse

**DC AND OPERATING CHARACTERISTICS**

(T<sub>a</sub> = -40 to 85°C, V<sub>CC</sub> = 5V ± 10%, unless otherwise specified)

Item	Symbol	Test Condition	Min	Typ*	Max	Unit
Input Leakage Current	I <sub>LI</sub>	V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub>	-1		1	μA
Output Leakage Current	I <sub>LO</sub>	$\overline{CS}$ = V <sub>IH</sub> or $\overline{OE}$ = V <sub>IH</sub> or WE = V <sub>IL</sub> , V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>CC</sub>	-1		1	μA
Operating Power Supply Current	I <sub>CC</sub>	$\overline{CS}$ = V <sub>IL</sub> , V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>I/O</sub> = 0mA		7	20	mA
Average Operating Current	I <sub>CC1</sub>	Cycle Time = 1μs, $\overline{CS} \leq 0.2V$ , V <sub>IL</sub> ≤ 0.2V V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2V, I <sub>I/O</sub> = 0mA			10	mA
	I <sub>CC2</sub>	$\overline{CS}$ = V <sub>IL</sub> , Min. Cycle, 100% Duty I <sub>I/O</sub> = 0mA			70	mA
Standby Power	I <sub>SB</sub>	$\overline{CS}$ = V <sub>IH</sub>			2	mA
	I <sub>SB1</sub>	$\overline{CS} \geq V_{CC} - 0.2V$	T <sub>a</sub> = -40~85°C	1	50	μA
			T <sub>a</sub> = 25°C		2	μA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2.1mA			0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1.0mA	2.4			V

\* Typ: V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C.



**CAPACITANCE** (f=1MHz, T<sub>a</sub>=25°C)\*

Item	Item	Test Condition	Min	Max	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0V	—	6	pF
Input/Output Capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> =0V	—	8	pF

\* Note: Capacitance is sampled and not 100% tested.


**AC CHARACTERISTICS**

**TEST CONDITIONS**

(T<sub>a</sub> = -40 to 85°C, V<sub>CC</sub> = 5V ± 10%, unless otherwise specified.)

Parameter	Value
Input Pulse Level	0.8 to 2.4V
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	1.5V
Output Load	C <sub>L</sub> = 100pF + 1 TTL Load

**TEST CIRCUIT**



\* Including Scope and Jig Capacitance

**READ CYCLE**

Parameter	Symbol	KM62256BLPI-7 KM62256BLGI-7		KM62256BLPI-10 KM62256BLGI-10		Unit
		Min	Max	Min	Max	
Read Cycle Time	t <sub>RC</sub>	70		100		ns
Address Access Time	t <sub>AA</sub>		70		100	ns
Chip Select to Output	t <sub>CO</sub>		70		100	ns
Output Enable to Valid Output	t <sub>OE</sub>		35		50	ns
Chip Select to Low-Z Output	t <sub>LZ</sub>	10		10		ns
Output Enable to Low-Z Output	t <sub>OLZ</sub>	5		5		ns
Chip Disselect to High-Z Output	t <sub>HZ</sub>	0	30	0	35	ns
Output Disable to High-Z Output	t <sub>OHZ</sub>	0	30	0	35	ns
Output Hold from Address Change	t <sub>OH</sub>	5		10		ns


**WRITE CYCLE**

Parameter	Symbol	KM62256BLPI-7 KM62256BLGI-7		KM62256BLPI-10 KM62256BLGI-10		Unit
		Min	Max	Min	Max	
Write Cycle Time	t <sub>wc</sub>	70		100		ns
Chip Select to End of Write	t <sub>cw</sub>	60		80		ns
Address Set-up Time	t <sub>as</sub>	0		0		ns
Address Valid to End of Write	t <sub>aw</sub>	60		80		ns
Write Pulse Width	t <sub>wp</sub>	50		60		ns
Write Recovery Time	t <sub>wr</sub>	0		0		ns
Write to Output High-Z	t <sub>whz</sub>	0	25	0	35	ns
Data to Write Time Overlap	t <sub>dw</sub>	30		50		ns
Data Hold from Write Time	t <sub>dh</sub>	0		0		ns
End Write to Output Low-Z	t <sub>ow</sub>	5		10		ns

**TIMING DIAGRAMS**


**TIMING WAVEFORM OF READ CYCLE (Address Controlled)**

(CS=OE=V<sub>IL</sub>, WE=V<sub>IH</sub>)




**TIMING WAVEFORM OF READ CYCLE**

( $\overline{WE}=V_{IH}$ ) (Note 1, 2, 3, 4)




**TIMING WAVEFORM OF WRITE CYCLE**

( $\overline{OE}$  Clocked) (Note 5, 6, 7, 8)



**TIMING WAVEFORM OF WRITE CYCLE**

( $\overline{OE}$  Low Fixed) (Note 5, 6, 7, 8, 9)



**Notes**

1.  $t_{HZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit condition and are not referenced to the  $V_{OH}$  or  $V_{OL}$  level.
2. At any given temperature and voltage condition  $t_{HZ}$  (max.) is less than  $t_{LZ}$  (min.) both for a given device and from device to device.
3.  $\overline{WE}$  is high for read cycle.
4. Address valid prior to or coincident with  $\overline{CS}$  transition Low.
5. A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}$  and  $\overline{WE}$ .
6. During this period, I/O pins are in the output state. The input signals out of phase must not applied.
7.  $\overline{CS}$  or  $\overline{WE}$  must be high during address transition state.
8. If  $\overline{OE}$  is high, I/O pins remain in a high-impedance state.
9.  $\overline{OE}$  is continuously low ( $\overline{OE}=V_{IL}$ ).

**FUNCTIONAL DESCRIPTION**

CS	WE	OE	Mode	I/O Pin	V <sub>CC</sub> Current
H	X*	X	Power down	High-Z	$I_{SB}, I_{SB1}$
L	H	H	Output disable	High-Z	$I_{CC}$
L	H	L	Read	Dout	$I_{CC}$
L	L	X	Write	Din	$I_{CC}$


\* X means Don't Care.

**DATA RETENTION CHARACTERISTICS** ( $T_a = -40$  to  $85^\circ\text{C}$ )

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
$V_{CC}$ for Data Retention	$V_{DR}$	$\overline{CS} \geq V_{CC}-0.2V$	2.0		5.5	V
Data Retention Current	$I_{DR}$	$V_{CC}=3V$ $\overline{CS} \geq V_{CC}-0.2V$		0.5	20	$\mu\text{A}$
Data Retention Set-up Time	$t_{SDR}$	See Data Retention Waveforms (below)	0			ns
Recovery Time	$t_{RDR}$		$t_{RC}^*$			ns

\* Read Cycle Time


**DATA RETENTION WAVEFORM** ( $\overline{CS}$  Controlled)



**PACKAGE DIMENSION**

**28 PIN PLASTIC DUAL IN LINE PACKAGE**

Unit: Inches (Millimeters)



**28 PIN PLASTIC SMALL OUTLINE PACKAGE**

