Scope

The following covers logic, electric, packaging and crating specifications for LH-0080 and LH-0080A 8-bit microprocessors. The LH-0080A is a high speed microprocessor with an upper frequency limit of 4MHz.

Paragraphs 1 to 5 cover logic specifications common to both the LH-0080 and LH-0080A. Paragraphs 6 and 7 cover electric specifications for the LH-0080, and paragraphs 6 and 7 cover electric specifications for the LH-0080A. For Packaging and crating specifications for LH-0080 and LH-0080A plastic DIP and ceramic DIP types, refer to "Packaging and Crating Specifications".

Introduction

The LH-0080 and LH-0080A are third generation Z80-CPU microprocessors constructed using the N-channel silicon gate E/D MOS process. They provide more efficient memory utilization and higher system throughput Peripheral circuits are controlled by decoded signals. For operation, they require only a single 5V DC supply and single-phase 5V clock. Wiring of peripheral circuits is extremely simple.

1. Features

- · 8-bit, single chip, parallel processing
- N-channel, silicon gate E/D MOS process
- 158 basic instructions includes all 78 of the 8080A instructions with a machine language compatibility. New instructions include 4-bit, 8-bit and 16-bit operations and additional useful address modes such as index, bit and relative address.
- 22 internal registers
 - Powerful interrupt with three maskable interrupt modes plus nonmaskable interrupt
 - Direct interface with standard static and dynamic memories with a minimum of external circuitry. Refresh circuit is included.
 - 1.0µs instruction execution speed (LH-0080A)
 - Single 5V DC supply with single-phase 5V clock
 - · All pins are TTL compatible
 - 40-pin DIP package

2. Internal construction

The internal construction is shown in Fig. 1.




Fig. 1 Block diagram of LH-0080 (Z80-CPU) and LH-0080A (Z80A-CPU)

The internal register is composed of a 207-bit read/write memory.

Register configuration is shown in Fig. 2.




Fig. 2 - CPU register

The CPU register is composed of general purpose registers and special purpose registers. The general purpose registers are divided into main register sets and alternate register sets. With an exchange instruction, contents in the two register sets can be exchanged. Each register set is composed of an 8-bit accumulator, an 8-bit flag register and six 8-bit general purpose registers. Two 8-bit general purpose registers can be paired (as BC, DE, HL) to form a 16-bit register.

The special purpose register is composed of the 8-bit interrupt vector register I, the 7-bit memory refresh register R, two 16-bit index registers, the 16 bit stack pointer SP, and the 16-bit program counter PC. For interrupt vector register I provides the upper 8 bits of an indirect address for the interrupt service routine. The lower 8 bits are provided by the interrupt device. The memory refresh register R automatically issues memory refresh addresses when a dynamic RAM is used as the external memory.

3. Pin configurations

Pin configurations are shown in Fig. 3.




Fig. 3 LH-0080, LH-0080A Pin Configuration

The pin signals are functionally divided into 5 groups:

(1) Address bus $: A_0 - A_{15}$

(2) Data bus : $D_0 - D_7$

System control: M₁, MREQ, IORQ, WR, RD, RFSH

(4) CPU control : HALT, WAIT, INT, NMI, RESET

(5) CPU bus control : BUSRQ, BUSAK

 $A_0 - A_{15}$: This is a 16-bit address bus providing (Address bus)

addresses for memory data exchange (up to 64K

bytes) and I/O device data exchange.

(Tri-state output)

 $D_0 - D_7$: This is an 8-bit bidirectional data bus for (Data bus)

data exchange between memory and I/O devices.

M, : Indicates that OP code fetch cycle is the

(Machine Cycle One) current machine cycle. (Output)

MREQ : Indicates when the address bus is holding a (Memory Request)

valid memory address. (Tri-state output)

Indicates the lower 8 bits of the address bus (Input/Output Request) are holding a valid I/O device address.

> An IORQ signal is also generated when an interrupt is being acknowledged to indicate that an

interrupt response vector can be placed on the

data bus. (Tri-state output)

 \overline{RD} Indicates that the LH-0080 or LH-0080A CPU is (Memory Read) wanting to read data from memory or an I/O

device. The memory or the I/O device should use this signal to gate data onto the CPU data

bus. (Tri-state output)

WR : Indicates that the CPU data bus holds valid (Memory Write)

data for storage in the addressed memory or

I/O device. (Tri-state output)

RFSH : Indicates that the lower 7 bits of the address (Refresh)

bus contain a refresh address for the dynamic RAM. At this time, MREQ signal is also

generated. (Output)

HALT (Halt) : Indicates that the CPU has executed a HALT instruction. While halted, the CPU executes a NOP instruction to maintain memory refresh condition. HALT condition is cancelled by a reset signal, non-maskable interruption, or maskable interruption (with the mask enabled). (Output)

WAIT (Wait) : Indicates to LH-0080 or LH-0080A CPU that the addressed memory or I/O devices are not ready for data transfer. (Input)

INT (Interrupt request)

: Generated by I/O devices to request interrupt to LH-0080 or LH-0080A. A request will be accepted at the end of the current instruction if the interrupt flip-flop (IFF) is enabled. (Input)

NMI (Non-Maskable Interrupt) The non-maskable interrupt line has a higher priority than INT and is not maskable even with software. NMI is always accepted at the end of the current instruction and interrupt is started. NMI automatically forces the LH-0080 or LH-0080A to restart at location 0066H. (Input)

RESET (Reset)

Initializes LH-0080 or LH-0080A as follows.

Reset interrupts enable flip-flop, program counter, interrupt vector register, and memory refresh register, and then sets interrupt mode to 0 mode. During reset time, the address and data bus enter a high impedance state and the control signals enter the inactive state. (Input)


BUSREQ (Bus Request) : The bus request signal has a higher priority than MNI, and is always accepted at the end of the current machine cycle. (Input)

BUSAK (Bus Acknowledge) : Indicates that the LH-0080 or LH-0080A has accepted bus request signal and that the address bus, data bus, and tri-state control output are in their high impedance states. At this time, the external devices can utilize these bus and control lines. (Output)

4. Timing waveforms


· Instruction OP code fetch cycle

The program counter content is placed on the address bus immediately at the start of the instruction cycle. One-half clock time later, MREQ goes to L. The falling edge of MREQ can be used as a chip enable input to the dynamic memories. With an RD signal, memory data is transferred to the data bus, and the LH-0080 or LH-0080A CPU reads the data with the rising edge of the clock state T₃. Clock states T₃ and T, of a fetch cycle (referred to as M₁ cycle, in the following) are used to refresh dynamic memories while the CPU is internally decoding and executing the instruction. With RFSH signal, all dynamic memories are refreshed. At this time, the address bus holds a refresh address. The timing is shown in the following chart.




Memory access timing

The following chart shows the timing of memory access except for the M1 cycle. The $\overline{\text{MREQ}}$ and $\overline{\text{RD}}$ signals are used exactly as in the M1 cycle. The $\overline{\text{MREQ}}$ goes to L when the address bus is stable so that it can be used directly as a chip enable input for dynamic memories. In the memory write cycle, $\overline{\text{WR}}$ goes to L when the data bus is stable so that it can be used directly as a R/W pulse to general RAM.




Input/Output cycle

The following chart shows the timing of the I/O cycle. During I/O operations, the LH-0080 or LH-0080A automatically inserts a single wait state (Tw*) to allow sufficient time for an I/O port to decode its address and activate the WAIT line if a wait is required.



Interrupt request/Acknowledge cycle

The interrupt signal is sampled by the CPU with the rising edge of the last clock at the end of an instruction. When an interrupt is accepted, a special M1 cycle is started. During the special M1 cycle, the $\overline{10RQ}$ signal (instead of \overline{MREQ}) becomes active to indicate that the interrupting device can place an 8-bit vector on the data bus. Two wait states (Tw*) are automatically added to this cycle so that the ripple priority interrupt scheme used in the peripherals can be implemented. The timing is shown in the chart below.



[NOTE] When a CALL instruction is executed with mode 0, cycle T₅ is not generated and the M₁ cycle is composed of six clock cycles.

5. Instruction set

The following is a summary of the LH-0080 or LH-0080A instruction set. The instructions are expressed in the assembly language mnemonic.

In the table the following terminology is used.

b : a bit number in any 8-bit register or memory location

cc : flag condition code

NZ : non zero Z : zero

NC : non carry

C : carry
PO : parity odd or no overflow
PE : parity even or overflow

P : positive

M : negative (minus)

d: 8-bit data storage location when an instruction is executed. dd: 16-bit data storage location when an instruction is executed.

e : 8-bit signed binary number used to calculate relative address or

index address.

p : Special address for zero page.

n : 8-bit binary number nn : 16-bit binary number

r : 8-bit general purpose register (A, B, C, D, E, H, or L)

s : 8-bit data source used to execute an instruction

Sb : A bit in a specific 8-bit register or memory location

ss: 16-bit data source used to execute an instruction subscript L: the low order 8 bits of a 16-bit register subscript H: the high order 8 bits of a 16-bit register

(): The contents within parentheses are for use as pointers to a memory location or I/O port number.

7-bit register is R 8-bit registers are A, B, C, D, E, H, L, and I. 16-bit registers are SP, PC, IX, and IY.

Addressing modes include any combination of the following:

Immediate
Immediate extended
Modified zero page
Relative

Direct Index Register Implied

Register indirect

Bit

	Mnemonic	Operation	Comments
8	LD r, s	r + s	s = r, n, (HL), (IX+e), (IY+e)
ads	LD d, r	d + r	d ≡ r, (HL), (IX+e) (IY+e)
8-bit loads	LD d, n	d + n	d ≡ (HL), (IX+e), (IY+e)
8-b1	LD A, s	A + s	s = (BC), (DE), (nn), I, R
-	LD d, A	d + A	d ≡ same as the above
	LD dd, nn	dd + nn	dd ≡ BC, DE, HL,
8	LD dd, (nn)	dd + (nn)	SP, IX, IY
16-bit 10ads	LD (nn), ss	(nn) + ss	ss = same as the above
i i	LD SP, ss	SP + ss	ss ≡ HL, IX, IY
16-	PUSH ss	(SP-1) + ss _H , (SP-2) + ss _L	ss ≡ BC, DE, HL, AF, IX, IY
	POP dd $dd_L + (SP)$, $dd_H + (SP+1)$		dd ≡ same as the above
	EX DE, HL	DE ↔ HL	
18es	EX AF, AF'	AF ↔ AF'	•
Exchanges	EXX	$\begin{pmatrix} BC \\ DE \\ HL \end{pmatrix} \longleftrightarrow \begin{pmatrix} BC' \\ DE' \\ HL' \end{pmatrix}$	
	EX (SP), ss	(SP) ↔ ssL, (SP+1) ↔ ssH	ss ≡ HL, IX, IY
block s	LDI	(DE) + (HL), DE + DE+1 HL + HL+1, BC + BC-1	4
ory bl	LDIR	Repeat LDI until BC = 0	
Мещогу щоуе	LDD	(DE) + (HL), DE + DE-1 HL + HL-1, BC + BC-1	
Ž	LDDR	Repeat LDD until BC = 0	
S.	CPI	A-(HL), HL + HL+1 BC + BC-1	
blo hes	CPIR	Repeat CPI until BC=0 or A=(HL)	A-(HL) sets the flags only. A is
Memory block searches	CPD	A-(HL), HL + HL-1 BC + BC-1	not affected.
₩ We	CPDR	Repeat CPD untio BC=0 or A=(HL)	

	Mnemonic	Operation	Comments
	ADD A, s	A + A + s	
·	ADC A, s	A + A + s + CY	CY is the carry flag.
	SUB s	A + A - s	llag.
8-bit arithmetic	SBC A, s	A + A - s - CY	s = r, n, (HL), (IX+e), (IY+e)
ithm	AND s	A + A A s	(IRIC), (IIIC)
t ar	OR s	A + A V s	\ <u>-</u>
8-b1	XOR s	A + A + B s	
	CP s	A - s	A content is not affected.
	INC d DEC d	d + d + 1 d + d - 1	d ≡ r, (HL), (IX+e), (IY+e)
	ADD HL, ss	HL + HL + ss	
ړن	ADC HL, ss	HL + HL + ss + CY	ss ≡ BC, DE, HL, SP
16-bit arithmetic	SBC HL, ss	HL + HL - ss - CY	
rith	ADD IX, ss	IX + IX + ss	ss = BC, DE, IX, SP
# #	ADD - IY, ss	IY + IY + ss _	ss = BC, DE, IY, SP
16-b	INC dd	dd + dd + 1	dd ≡ BC, DE, HL, SP
	DEC dd	dd + dd - 1	IX, IY
	DAA	Perform decimal correction of A after adding or subtracting.	Operands must be in packed BCD format.
H 80	CPL	A + A	
Accumulator & flag	NEG	$A \leftarrow 00_{\rm H} - A$	
Cumu	CCF	CY + CY	
¥	SCF	CY + 1	
	NOP	No operation	
CPU control	HALT	Halt CPU	
l cor	DI	Disable interrupts	
ក្អ	EI	Enable interrupts	

	Mnemonic	Operation	Comments
	IM 0	Set interrupt mode 0	same as 8080A-
u rol nt:)	IM 1	Set interrupt mode 1	Restart from 003816
CPU control (cont:)	IM 2	Set interrupt mode 2	Use register I to make indirect call
÷	RLC s	CY 7 + 0 s	, è
-	RL s	CY 7 + 0 s	· · · · · · · · · · · · · · · · · · ·
-	RRC s	7 + 0 > CY	
Shifts	RR s	7 + 0 - CY s	s = r, (HL), (IX+e), (IY+e)
	SLA s	CY 7 + 0 -0 ·	
Rotates &	SRA s	7 + 0 CY	
æ	SRL s	0 -> 7 + 0 -> CY	
_	RLD	7 4 3 0 7 4 3 0 (HL)	-
-	RRD	7 4 3 0 7 4 3 0 (HL)	41.
t ation	BIT b, s	z + Sb	Z is zero flag.
Bit erat	SET b, s	Sb + 1	s = r, (HL),
B1 Oper	RES b, s	Sb + 0	(IX+e), (IY+e)
Re- starts	RST p	$(SP - 1) + PC_{H}, (SP - 2) + PC_{L}$ $PC_{H} + 0, PC_{L} + L$	
	IN A, (n)	A + (n)	
Outi	IN r, (C)	r + (C)	Gan 53.225
Input & Output	INI	(HL) + (C), HL + HL + 1 B + B - 1	Set flags.
Inpu	INIR	Repeat INI until B = 0	

	Mnemonic	Operation	Comments				
tput	IND	(HL) + (C), HL + HL - 1 B + B - 1					
	INDR	Repeat IND until B = 0	Set flags.				
	OUT (n), A	(n) + A -					
s Oun	OUT (C), r	(C) + r					
Input & Output (cont.)	OUTI	(C) + (HL), HL + HL + 1 B + B - 1					
In	OTIR	Repeat OUTI until B = 0	·				
-	OUTD	(C) + (HL), HL + HL - 1 B + B - 1					
	OTDR	Repeat OUTD until B = 0					
_	JP nn	PC + nn	NZ PO				
	JP cc, nn	If condition cc is true, PC + nn, else continue	cc Z PE				
8	JR e	PC + PC + e	(c M				
Jumps	JR kk, e	If condition kk is true, PC + PC + e, else continue	kk {NZ NC Z C				
	JP (ss)	PC + ss	ss HL, IX, IY				
-	DJNZ e	B + B-1, if B=0, continue, else PC + PC + e					
	CALL nn	(SP - 1) + PCH, (SP - 2) + PCL PC + nn					
Calls	CALL cc, nn	If condition cc is false, continue; else same as CALL nn.	$cc \begin{cases} NZ & PO \\ Z & PE \\ NC & P \\ C & M \end{cases}$				
	RET	PC _L + (SP), PC _H + (SP + 1)					
rns	RET cc	If condition cc is true, same as RET, else continue.	NZ PO Z PE				
Returns	RETI	Return from interrupt, same as RET.	NC P C M				
	RETN	Return from non-maskable interrupt.	`				

6. LH-0080 (Z80-CPU) Absolute maximum ratings

Ambient temperature under bias	0°C ∿ + 70°C
Storage temperature	-65°C′ ∿ +150°C
Input voltage	-0.3V ∿ + 7V
Output voltage	-0.3V ∿ + 7V

7. LH-0080 (Z80-CPU) Electrical characteristics

7-1 D.C. Characteristics

 $T_A=0$ °C $\sim+70$ °C, $V_{CC}=+5V\pm5\%$

Symbol	Parameter	Min.	Max.	Unit	Conditions
AITC	Clock input low voltage	-0.3	0.45	V	
VIHC	Clock input high voltage	V _{CC} -0.6	v _{CC} +0.3	V	
AIL	Input low voltage	-0.3	0.8	v	·
AIH	Input high voltage	2.0	V CC	V	
VOL	Output low voltage		0.4	v	IOL=1.8mA
VOH	Output high voltage	2.4	-	v	I _{OH} =250µA
ICC	Current consumption		150	mA	
ILI	Input leakage current		10	μ Α -	VIN=OT VCC
ILOH	Tri-state output leakage current		10	μΑ	V _{OUT} =2.4 ∿V _{CC}
ILOL	Tri-state output leakage current		10	μΑ	V _{OUT} =0.4
ILD	Data bus leakage current in input mode		±10	μ A	0 < V _{IN} < V _{CC}

7-2 Pin Capacitance

 $T_A=+25$ °C, f=1MHz

Symbol		Max.	Unit	Condition
Сф	Clock input capacitance	35	p₹	W
CIN	Input capacitance	5	рF	Unmeasured pins tied to ground.
COUT	Output capacitance	10	p₹	

7-3 A.C. Characteristics

 $T_{A}=0$ °C $\sim +70$ °C, $V_{CC}=+5V\pm 5$ %

					-, -,	-
Signal	Symbol		Min.	Max.	Unit	
	tc	Clock period	0.4	200	þ s	
Φ	t _w (ΦH)	Clock pulse width (H)	180	,	ns	
•	t _w (Φ <u>L</u>)	Clock pulse width (L)	180	2000	ns	
	tr. tf	Clock rise and fall time		30	ns	
	t _D (AD)	Output delay from rising edge of clock		145	ns	
	t _F (AD)	Delay to float		110	ns	
A ₀ -A ₁₅	tacm	Output stable time prior to MREQ (Memory cycle)	[1]		ns	CL=50pF
013	t _{aci}	Output stable time prior to IORQ, RD, or WR (I/O cycle)	[2]		ns	or other
	t _{ca}	Output stable time from RD, WR, IORQ, or MREQ	[3]		ns	
	tcaf	Output stable time from RD or WR (during float)	.[4]		ns	
	t _D (D)	Output delay from falling edge of clock		230	ns	
	t _F (D)	Delay to float during write cycle		90	ns	
	t _{sφ} (D)	Data setup time to rising edge of clock during M ₁ cycle	50		ns	
D ₀ -D ₇	t _s φ(D)	Data setup time to falling edge of clock during M_2 to M_5 cycles	60		ns	CL=50pF
	tdcm	Output stable time prior to WR (memory cycle)	[5]		ns	
	^t dc1	Output stable time prior to WR (I/O cycle)	[6]		ns	
	tcdf	Output stable time from WR	[7]		ns	
	t _H	Any hold time for setup time	0		ns	
MREQ	t _{DL} 本(MR)	Delay from falling edge of clock to NREQ=L		100	n.s	C _L =50pF
	t _{s\phi} (D) t _{s\phi} (D) tdcm tdci t _{cdf}	Data setup time to rising edge of clock during M ₁ cycle Data setup time to falling edge of clock during M ₂ to M ₅ cycles Output stable time prior to WR (memory cycle) Output stable time prior to WR (I/O cycle) Output stable time from WR Any hold time for setup time Delay from falling edge of clock	60 [5] [6]		ns ns ns ns ns	

					, — ·	
Signal	Symbo1		Min.	Max.	Unit	
	t _{DHΦ} (MR)	Delay from rising edge of clock to $MREQ = H$ during M_1 cycle		100	ns	•
,	t _{DH} ∰(MR)	Delay from falling edge of clock to MREQ = H during M2 to M5 cycles		100	n s	0E0R
MREQ	$t_{\mathbf{w}}(\overline{MR_{\mathbf{L}}})$	MREQ pulse width (L)	[8]		nş	CL=50pF
<u> </u>	tw(MRH)	MREQ pulse width (H)	[9]		n s	
į	t _{DL} φ(IR)	<pre>Delay from rising edge of clock to IORQ = L during I/O cycle</pre>		90	ns	
IORQ	t _{DL} Φ(IR)	Delay from falling edge of clock to IORQ = L during INTA cycle		110	ns	C _L =50pF
	t _{DH} φ(IR)	<pre>Delay from rising edge of clock to IORQ = H during INTA cycle</pre>		100	ns	- <u>u</u>
	t _{DH} Φ(IR)	Delay from falling edge of clock to TORQ = H during I/O cycle		110	ns	
	t _{DL} (RD)	Delay from rising edge of clock to RD = L during I/O cycle		100	ns	
RD .	tDL∳(RD)	Delay from falling edge of clock to RD = L during memory cycle		130	ns	C _{f.} =50pF
	t _{DHΦ} (RD)	Delay from rising edge of clock to RD = H during M1 cycle	-	100	ns	-
	t _{DHΦ} (RD)	Delay from falling edge of clock to RD = H during M ₂ to M ₅ cycles.	-	110	ns	
•	t _{DLΦ} (WR)	Delay from rising edge of clock to WR = L during I/O cycle		80	ns	
w R	t _{DLΦ} (WR)	Delay from falling edge of clock to WR = L during memory cycle		90	ns	C _T =50p F
	$t_{DH}\overline{\Phi}(WR)$	Delay from falling edge of clock to WR = H		100	ns	L .
	tw(WRL)	WR pulse width (L)	[10]			
<u>₩1</u>	t _{DL} (M1)	Delay from rising edge of clock to $M_1 = L$		130	ns	C _{T.} =50pF
	t _{DH} (M1)	Delay from rising edge of clock to $M_1 = H$		130	ns	-P - it-
RFSH	t _{DL} (RF)	Del <u>ay from</u> rising edge of clock to RESH = L		180	ns	C _{I.} =50pF
	t _{DH} (RF)	Delay from rising edge of clock to RESH = H		150	ns	ol-20hr

Signal	Symbol	•	Min.	Max.	Unit	
WAIT	t _s (WI)	Setup time to falling edge of clock	70		ns	
HALT	t _D (HT)	Delay from falling edge of clock		30Ó	ns	C _L =50 _P F
INT	t _s (IT)	Setup time to rising edge of clock	80		ns	
NMI	t _w (NML)	NMI pulse width (L)	80	·	ns	-
BUSRQ	t _s (BQ)	Setup time to rising edge of clock	80		ns	
BUSAK	tDL(BA)	Delay from rising edge of clock to BUSAK = L		120	ns	C _{I.} =50pF
	t _{DH} (BA)	Delay from falling edge of clock to BUSAK = H		110	ns	or sopi
RESET	ts(RS)	Setup time to rising edge of clock	90		ns	
	t _F (C)	Delay to float state (MREQ, IORQ, RD, and WR)		100	ns	
	tmr	Stable time of $\overline{M_1}$ output (L) prior to \overline{IORQ} (during INTA cycle)	[11]		ns	

[NOTE]

[1]
$$t_{acm} = t_w(\Phi_H) + t_f - 75$$

[7]
$$t_{cdf} = t_{w}(\Phi_{L}) + t_{r} - 80$$

[2]
$$t_{aci} = t_c - 80$$

[8]
$$t_w(\overline{MR}_L) = t_c - 40$$

[3]
$$t_{ca} = t_{w}(\Phi_{L}) + t_{r} - 40$$

[9]
$$t_w(\overline{MRH}) = t_w(\Phi_H) + t_f - 30$$

[4]
$$t_{caf} = t_w(\Phi_L) + t_r - 60$$

[10]
$$t_w(\overline{WR}_L) = t_c - 40$$

[5]
$$t_{dcm} = t_c - 210$$

[11]
$$t_{mr} = 2t_c + t_w(\Phi_H) + t_f - 80$$


[6]
$$t_{dci} = t_w(\Phi_L) + t_r - 210$$

- Data should be transferred to the data bus in synchronization with RD. During interrupt acknowledge cycle, transfer data in synchronization with both M1 and IORQ.
- All control signals are internally synchronized, so they may be totally asynchronous with respect to the clock.
- Relation between load capacitance and output delay when

$$T_A = +70^{\circ}C$$
, $V_{CC} = +5V \pm 5\%$


With a 50pF increase in load capacitance, delay increases 10ns. The maximum load capacitance for the data bus is 200pF, and that for the others is 100pF.

The minimum RESET input width requires three clock cycles.



 CR_{1-4} : 1N914 or equivalent.

C_L : 50pF for all pins.



6'. LH-0080A (Z80A-CPU) Absolute maximum ratings

Ambient temperature under bias	0°C ∿ + 70°C
Storage temperature	-65°C ∿ +150°C
Input voltage	-0.3V ∿ + 7V
Output voltage	-0.3V ∿ + 7V

7'. LH-0080A (Z80A-CPU) Electrical characteristics

7'-1 D.C. Characteristics

 $T_A=0$ °C $\sim +70$ °C, $V_{CC}=+5V\pm 5\%$

			-A		
Symbol	Parameter	Min.	Max.	Unit	Conditions
VILC	Clock input low voltage	0.3	0.45	v	
AIHC	Clock input high voltage	V _{CC} -0.6	,V _{CC} +0.3	V	
VIL	Input low voltage	-0.3	0.8	v	
VIH	Input high voltage	2.0	v _{CC}	V	
v _{OL}	Output low voltage		0.4	v	I _{OL} =1.8mA
v _{он}	Output high voltage	2.4		V.	I _{OH} =250μA
I _{CC}	Current consumption		200	mA	
ILI	Input leakage current		10	μΑ	VIN=0 ~VCC
ILOH	Tri-state output leakage current		10	μΑ	V _{OUT} =2.4∿ V _{CC}
ILOL	Tri-state output leakage current		10	μΑ	V _{OUT} =0.4
ILD	Data bus leakage current in input mode		±10	μА	0 < VIN < VCC

7'- 2 Pin Capacitance

 $T_A=+25$ °C, f=1MHz

Symbol		Max.	Unit	Condition
СФ	Clock input capacitance	35	₽ F	Unmeasured pins tied to
CIN	Input capacitance	. 5	рF	ground.
Cout	Output capacitance	10	pF	

7'-3 A.C. Characteristics

T_A=0°C +70°C, V_{CC}=+5V±5%

	,					
Signal	Symbol		Min.	Max.	Unit	
	tc	Clock period	0.25	200	μз	
Φ ; :	t _W (ΦH)	Clock pulse width (H)	110		ns	·
	t _w (ΦL)	Clock pulse width (L)	110	2000	ns	
	tr. tf	Clock rise and fall time		30	ns	
	t _D (AD)	Output delay from rising edge of clock		110	ns	·
	tr(AD)	Delay to float		90	ns	
A A -	tacm	Output stable time prior to MREQ (Memory cycle)	[1]		n s	CL=50pF
A ₀ -A ₁₅	taci	Output stable time prior to $\overline{\text{IORQ}}$, $\overline{\text{RD}}$, or $\overline{\text{WR}}$ (I/O cycle)	[2]		ns	cl-20bs
	tca	Output stable time from RD, WR, IROQ, or MREQ	[3]		ns	
	tcaf	Output stable time from RD or WR (during float)	[4]		ns	
	t _D (D)	Output delay from falling edge of clock		150	ns	
·	t _F (D)	Delay to float during write cycle		90	ns	1
	t _{sφ} (D)	Data setup time to rising edge of clock during Mi cycle	35		ns	
₀ −07	t _{sφ} (D)	Data setup time to falling edge of clock during M2 to M5 cycles	50		ns	C _L =50pF
	tdcm	Output stable time prior to \overline{WR} (memory cycle)	[5]		ns	
	^t dc1	Output stable time prior to WR (I/O cycle)	[6]		ns	
	^t cdf	Output stable time from WR	[7]	·	ns	
-	t _H	Any hold time for setup time	0		ns	
MREQ	t _{DL} ፞፞፞፞፞፞፞፞፞፞፞፞፞፞፞፞፞፞፞፞፞፞፞፞፞፞፞፞፞፞፞፞፞፞፞፞	Delay from falling edge of clock to MREQ=L		85	ns	C _L =50pF

		•				!
Signal	Symbol		Mix.	Max.	Unit	
MREQ	t _{DHΦ} (MR)	Delay form rising edge of clock to MREQ = H during M1 cycle		85	ns	C _L =50pF
	t _{DHΦ} (MR)	Delay from falling edge of clock to MREQ = H during M ₂ to M ₅ cycles		85	ns	
	tw(MRL)	MREQ pulse width (L)	[8]		ns	
	tw(MRH)	MREQ pulse width (H)	[9]		ns	
	t _{DLΦ} (IR)	Delay from rising edge of clock to IORQ = L during I/O cycle		75	ns	
TORG	tDL∰(IR)	Delay from falling edge of clock to IORQ = L during INTA cycle		85	ns	6 50 7
IORQ	t _{DHΦ} (IR)	Delay from rising edge of clock to IORQ = H during INTA cycle		85	ns	C _L =50pF
	t _{DHΦ} (IR)	Delay from falling edge of clock to IORQ = H during I/O cycle		85	ns	
ŘD	t _{DL\$} (RD)	Delay from rising edge of clock to RD = L during I/O cycle		85	ns	C _L =50pF
	t _{DL} Φ(RD)	Delay from falling edge of clock to RD = L during memory cycle		95	ns	
	t _{DH} (RD)	Delay from rising edge of clock to \overline{RD} = H during M ₁ cycle	¥	85	ns	
	t _{DH} Φ(RD)	Delay from falling edge of clock to \overline{RD} = H during M_2 to M_5 cycles.		85	ns	
	t _{DLΦ} (WR)	Delay from rising edge of clock to WR = L during I/O cycle		65	. ns	÷ .
WR	t _{DL} Φ(WR)	Delay from falling edge of clock to WR = L during memory cycle		80	ns	C _L =50pF
WK	t _{DH} (WR)	Delay from falling edge of clock to WR = H		80	ns	
·	$t_{\mathbf{w}}(\overline{\mathtt{WR}_{L}})$	WR pulse width (L)	[10]			
<u>M1</u>	t _{DL} (M1)	Delay from rising edge of clock to $M_1 = L$		100	ns	C-=50-P
rii.	t _{DH} (M1)	Delay from rising edge of clock to $M_1 = H$		100	ns	C _L =50pF
RFSH	t _{DL} (RF)	Delay from rising edge of clock to RESH = L	-	130	ns	C -50-P
RESI	t _{DH} (RF)	Delay from rising edge of clock to RESH = H		120	ns	C _L =50pF

		<u>.</u>				
Signal	Symbol		Min.	Max.	Unit	
WAIT	t _s (WT)	Setup time to falling edge of clock	70		ns	
HALT	t _D (HT)	Delay from falling edge of clock		300	ns	C _L =50pF
INT	t _s (IT)	Setup time to rising edge of clock	80	·	ns	·
NMI	tw(NML)	NMI pulse width (L)	80		ns	
BUSRQ	ts(BQ)	Setup time to rising edge of clock	50	. . .	ns	
BUSAK	t _{DL} (BA)	Delay from rising edge of clock to BUSAK = L		100	ns	CL=50pF
DUSAR	t _{DH} (BA)	Delay from falling edge of clock to BUSAK = H		100	ns	o <u>n</u> sope
RESET	t _s (RS)	Setup time to rising edge of clock	60		ns	
	t _F (C)	Delay to float state (MREQ, IORQ, RD, and WR)		80	ns	
	tmr	Stable time of $\overline{M_1}$ output (L) prior to $\overline{10RQ}$ (during INTA cycle)	[11]		ns	

[NOTE]

[1]
$$t_{acm} = t_w(\phi_H) + t_f - 65$$

[2]
$$t_{aci} = t_{c} - 70$$

[3]
$$t_{ca} = t_w(\Phi_L) + t_r - 50$$

[4]
$$t_{caf} = t_w(\Phi_L) + t_r - 45$$

[5]
$$t_{dcm} = t_c - 170$$

[6]
$$t_{dci} = t_w(\Phi_L) + t_r - 170$$

[7]
$$t_{cdf} = t_w(\phi_L) + t_r - 70$$

[8]
$$t_w(\overline{MR}_L) = t_c - 30$$

[9]
$$t_w(\overline{MR}_H) = t_w(\Phi_H) + t_f - 20$$

[10]
$$t_w(\overline{WR}_L) = t_c - 30$$

[11]
$$t_{mr} = 2t_c + t_w(\Phi_H) + t_f - 65$$

- Data should be transferred to the data bus in synchronization with RD. During interrupt acknowledge cycle, transfer data in synchronization with both M_1 and $\overline{10RQ}$.
- All control signals are internally synchronized, so they may be totally asynchronous with respect to the clock.
- Relation between load capacitance and output delay when $T_A = +70$ °C, $V_{CC} = +5V \pm 5\%$ With a 50pF increase in load capacitance, delay increases 10ns. The maximum load capacitance for the data bus is 200pF, and that for the others is 100pF.
- The minimum RESET input width requires three clock cycles.

26

SHARP

- 1. Package specifications Refer to Fig. AA176-00.
- 2. Marking specifications
 - 2-1 Contents


__ ______

The following items must be marked on each product body.

(1) Product name : LH-0080 Z80-CPU

(2) Company name : SHARP


(3) Date code : (Example)




- 2-2 Position and direction Refer to Fig. AA176-00.
- 2-3 Marking color SILVER
- 3. Crating specifications
 - 3-1 Crating materials

Material Name	Material Specifications		Purpose
Package case Paper (Includes 60 pcs.)		Package	
Cushion-1	Semiconduction moltplane	2pcs.	Package fixing, electrical short
Cushion-2 General moltplane 3		3 pcs.	Package buffer
Cellophane tape			Package case lid fixing
Crating case Corrugated paper (Includes 40 package cases.)		Outer package	

- 3-2 Crating procedure
 - (1) Place cushion-2 in case.
 - (2) Insert package into cushion-1 and place into package case.
 - (3) Put cushion-2, after completing above steps, into case.
 - (4) Attach cover and secure with cellophane tape.
 - (5) Mark quantity and manufacturing date on the side of the case.
 - (6) Place cases into a crate. Mark product name and quantity on the crate.
- 3-3 External view of crate Refer to Fig. BJ015-00.





- Package specifications Refer to Fig. AA177-00.
- 2. Marking specifications
 - 2-1 Contents

The following items must be marked on each product body.

(1) Product name: LH-0080 Z80-CPU

(2) Company name : SHARP

(3) Date code : (Example)

9 H 1001 (This means Aug. 1979.)

Lot No.


A - L shows month.


The last digit of year

- 2-2 Position and direction Refer to Fig. AA177-00.
- 2-3 Marking color RED
- 3. Crating specifications
 - 3-1 Crating materials

Material Name	Material Specifications	Purpose
Packing case	Plastic (Includes 10 pcs.)	Package
Cushion-1	Semiconducting moltplane	Package fixing
Cushion-2	General moltplane	Buffer
Cellophane tape		Package case lid fixing
Label	Paper	Product name, quantity indication
Crating case	Corrugated paper (Includes 40 package cases.)	Package case crating

- 3-2 Crating procedure
 - (1) Place cushion-2 in case.
 - (2) Insert package into cushion-1 and place into package case.
 - (3) Put cushion-2, after completing above steps, into case.
 - (4) Attach cover and secure with cellophane tape.
 - (5) Mark quantity and manufacturing date on the side of the case.
- 3-3 External view of crate
 Refer to Fig. BJ014-00.






- Package specifications Refer to Fig. AA176-01.
- 2. Marking specifications
 - 2-1 Contents

The following items must be marked on each product body.

(1) Product name: LH-0080A Z80A-CPU

(2) Company name : SHARP


(3) Date code : (Example)




- 2-2 Position and direction Refer to Fig. AA176-01
- 2-3 Marking color SILVER
- 3. Crating specifications
 - 3-1 Crating materials

		<u> </u>
Material Name	Material Specifications	Purpose
Packing case	Plastic (Includes 10 pcs.)	Package
Cushion -I	Semiconducting moltplane	Package fixing
Cushion -2	General moltplant	Buffer
Cellophane tape		Package case lid fixing
Label	Paper	Product name, quantity indication
Crating case	Corrugated paper (Includes 40 package cases.)	Package case crating

- 3-2 Crating procedure
 - (1) Place cushion-2 in case.
 - (2) Insert package into cushion-1 and place into package case.
 - (3) Put cushion-2, after completing above steps, into case.
 - (4) Attach cover and secure with cellophane tape.
 - (5) Mark quantity and manufacturing date on the side of the case.
- 3-3 External view of crate Refer to Fig. BJ014-00.





- 1. Package specifications Refer to Fig. AA177-01
- 2. Marking specifications
 - 2-1 Contents

The following items must be marked on each product body.

(1) Product name : LH-0080AC

(2) Company name : SHARP

(3) Date code : (Example)

9 I 1001 (This means Sep. 1979.)

Lot No.

A - L shows month.

The last digit of year

- 2-2 Position and direction Refer to Fig. AA177-01
- 2-3 Marking color RED
- 3. Crating specifications
 - 3-1 Crating materials

Material Name	Material Specifications	Purpose
Packing case	Plastic (Includes 10 pcs.)	Package
Cushion-l	Semiconducting moltplane	Package fixing
Cushion-2	General moltplane	Buffer
Cellophane tape		Package case lid fixing
Label	Paper	Product name, quantity indication
Crating case	Corrugated paper (Includes 40 package cases.)	Package case crating

- 3-2 Crating procedure
 - (1) Place cushion-2 in case.
 - (2) Insert package into cushion-1 and place into package case.
 - (3) Put cushion-2, after completing above steps, into case.
 - (4) Attach cover and secure with cellophane tape.
 - (5) Mark quantity and manufacturing date on the side of the case.
- 3-3 External view of crate
 Refer to Fig. BJ014-00.

